Avaya 03-300430 Home Security System User Manual


  Open as PDF
of 2574
 
DS1-BD (DS1 Interface Circuit Pack)
Issue 1 June 2005 1025
When the BLB test is initiated, maintenance software sends a message to the TN767E DS1
Interface circuit pack to start the test. The board sets up the BLB loop back, transmits a test
pattern, and verifies that the pattern is received unaltered through the loop back. If the
transmitted and received pattern is different, the test fails.
When the test is complete, enter release board to restore all trunks or ports on the TN767E
DS1 Interface circuit pack to the in-service state.
Table 353: Test #1209 DS1 Board Loop-Back Test
Error
Code
Test
Result
Description / Recommendation
ABRT Internal system error
1. Retry test ds1-loop location ds1/csu-loopback-tests at
1-minute intervals up to 5 times.
1005 ABRT DS1 Board Loopback test cannot be executed in the current configuration.
To run this test, the TN767E (or higher-suffixed) DS1 must be administered
for 24-channel operation. The Bit Rate field on the DS1 circuit pack
administration screen must be set to “1.544” for 24-channel operation.
1015 ABRT Ports on the DS1 Interface circuit pack have not been busied out to
out-of-service.
1. Enter busyout board location to put all trunks or ports of the DS1
Interface circuit pack into the out-of-service state.
2. Retry the command.
1039 ABRT The DS1 Interface circuit pack is providing timing for the system. Executing
this test could cause major system disruption.
If the DS1 Interface circuit pack needs to be tested, set the synchronization
reference to another DS1 Interface circuit pack or to the Tone-Clock circuit
via the following command sequence:
1. Enter disable synchronization-switch
2. Enter set synchronization location
3. Enter enable synchronization-switch
1950 ABRT Another loop-back/span test is already executing on the DS1 board or the
board is in a network requested loop-back mode (Line loop back or Payload
loop back). The hardware error log will indicate whether a Customer
loop-back jack test, Far CSU Loopback test, or the One-Way Span test is
executing or if the board is in line loop-back or payload loop-back mode.
Only one long-duration loop-back/span test can be active at a given time.
Thus, if a loop-back/span test is already active, that test must be
deactivated via test ds1-loop location end-loopback/
span-test in order to execute this test.
1 of 3