Filter
Top Products
484
FX3S/FX3G/FX3GC/FX3U/FX3UC Series
Programming Manual - Basic & Applied Instruction Edition
17 Data Transfer 2 – FNC100 to FNC109
17.2 FNC103 – ZPOP/Batch POP of Index Register
17.2 FNC103 – ZPOP/Batch POP of Index Register
Outline
This instruction restores the contents of the index registers V0 to V7 and Z0 to Z8 which were batch-stored temporarily
by ZPUSH (FNC102) instruction.
→ For ZPUSH (FNC102) instruction, refer to Section 17.1.
1. Instruction format
2. Set data
3. Applicable devices
S: Except special data register (D)
Explanation of function and operation
1. 16-bit operation (ZPOP/ZPOPP)
→ For the function and operation, refer also to Section 17.1.
1) The contents of the index registers V0 to V7 and Z0 to Z7 which were batch-stored temporarily to and later
are restored to the original index registers. When the contents of the index registers are restored, the number of
times of batch-storage is decremented by "1".
2) For temporarily batch-storing the data, use ZPUSH (FNC102) instruction.
Use ZPUSH (FNC102) and ZPOP (FNC103) instruction as a pair.
Related instruction
Errors
An operation error is caused in the following cases; The error flag M8067 turns ON, and the error code is stored in
D8067.
• When the number of times of batch-storage (D) stores "0" or a negative value while ZPOP (FNC103) instruction is
executed (error code: K6706)
Program example
→ For a program example, refer to Section 17.1.
Operand Type Description Data Type
Head device number temporarily batch-storing the contents of the index registers V0 to V7
and Z0 to Z7
: Number of times of batch-storage
+1 to +16 × Number of times of batch-storage: Batch-stored data storage
destination
16-bit binary
Oper-
and
Type
Bit Devices Word Devices Others
System User Digit Specification System User
Special
Unit
Index
Con-
stant
Real
Number
Charac-
ter String
Pointer
XYMTCSD
.b KnX KnY KnM KnS T C D R
U\G
V Z Modify K H E "
"P
S
Instruction Description
ZPUSH (FNC102) Temporarily batch-stores the present value of the index registers V0 to V7 and Z0 to Z7.
−
−
P
FNC 103
ZPOP
16-bit Instruction
3 steps
ZPOP
ZPOPP
Continuous
Operation
Pulse (Single)
Operation
Mnemonic Operation Condition Mnemonic Operation Condition
32-bit Instruction
D
D
D D
D
Command
input
FNC103
ZPOP
D
D
D