Filter
Top Products
315889-002 15
Output Voltage Requirements
Notes:
1. The Vcc values are the expected voltage measured at the processor die.
2. The Dual-Core Intel® Xeon® 7100 series / Dual-Core Intel® Xeon® processor 7000 sequence entry is
required for backward compatibility for VR ‘modules’ only using the EVRD/VRM 10.2, but the VRM11.0
should be backward compatible with VRM10.2 platforms, as modular VRs can be transferred from one
platform to another.
3. For VRM 11.0 mode, VRM_Pres# and VR_ID# should be held LOW for all combinations as described in
Section 6.
2.3 Voltage Tolerance - REQUIRED
The voltage ranges shown in Section 2.2 include the following tolerances:
• Initial DC output voltage set-point error.
• Output ripple and noise.
• No-load offset centering error.
• Current sensing and droop errors.
• Component aging affect.
• Full ambient temperature range and warm up.
• Dynamic output changes from minimum-to-maximum and maximum-to-minimum
load should be measured at the point of regulation. When measuring the response
of the die voltage to dynamic loads, use the VCC_DIE_SENSE and VSS_DIE_SENSE
or VCC_DIE_SENSE2 and VSS_DIE_SENSE2 pins on the processor socket with an
oscilloscope set to a DC to 20-100 MHz bandwidth limit and with probes that are
1.5 pF maximum and 1 MW minimum impedance.
• Variations of the input voltage.
VR10.2 mode
0 00
VccMAX = VID (V) –1.25 mΩ • Icc (A)
V3
VccMIN = VID (V) –1.25 mΩ • Icc (A) –30 mV
0 01
VccMAX = VID (V) –1.25 mΩ • Icc (A)
V2, 3
VccMIN = VID (V) –1.25 mΩ • Icc (A) –30 mV
0 10
VccMAX = VID (V) –1.25 mΩ • Icc (A)
V1, 3
VccMIN = VID (V) –1.25 mΩ • Icc (A) –30 mV
0 11
VccMAX = reserved
V3, 4
VccMIN = reserved
VR11.0 mode
1 00
VccMAX = VID (V) –1.00 mΩ • Icc (A)
V1, 3
VccMIN = VID (V) –1.00 mΩ • Icc (A) –30 mV
101
VccMAX = VID (V) –1.25 mΩ • Icc (A)
V1, 3
VccMIN = VID (V) –1.25 mΩ • Icc (A) –30 mV
1 10
VccMAX = VID (V) –1.50 mΩ • Icc (A)
V1, 3
VccMIN = VID (V) –1.50 mΩ • Icc (A) –30 mV
111
VccMAX = VID (V) –1.25 mΩ • Icc (A)
V1, 3
VccMIN = VID (V) –1.25 mΩ • Icc (A) –30 mV
Table 2-3. VID_Select, LL1, LL0 Codes (Sheet 2 of 2)
VID
Table
VID_
Select
LL1 LL0 Load Line / Processors